Renesas Electronics /R7FA6T2BD /SCI_B0 /ICR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ICR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0IICDL0 (0)IICINTM 0 (0)IICCSC 0 (0)IICACKT 0 (0)IICSTAREQ 0 (0)IICRSTAREQ 0 (0)IICSTPREQ 0 (00)IICSDAS 0 (00)IICSCLS

IICINTM=0, IICSTAREQ=0, IICCSC=0, IICRSTAREQ=0, IICSDAS=00, IICSTPREQ=0, IICACKT=0, IICSCLS=00

Description

Simple IIC Control Register

Fields

IICDL

SDA Delay Output Select

IICINTM

IIC Interrupt Mode Select

0 (0): Use ACK/NACK interrupts.

1 (1): Use reception and transmission interrupts

IICCSC

Clock Synchronization

0 (0): No synchronization with the clock signal

1 (1): Synchronization with the clock signal

IICACKT

ACK Transmission Data

0 (0): ACK transmission

1 (1): NACK transmission and reception of ACK/NACK

IICSTAREQ

Start Condition Generation

0 (0): A start condition is not generated

1 (1): A start condition is generated.

IICRSTAREQ

Restart Condition Generation

0 (0): A restart condition is not generated.

1 (1): A restart condition is generated.

IICSTPREQ

Stop Condition Generation

0 (0): A stop condition is not generated.

1 (1): A stop condition is generated

IICSDAS

SDA Output Select

0 (00): Serial data output

1 (01): Generate a start, restart, or stop condition.

2 (10): Output the low level on the SDAn pin.

3 (11): Place the SDAn pin in the high-impedance state.

IICSCLS

SCL Output Select

0 (00): Serial clock output

1 (01): Generate a start, restart, or stop condition.

2 (10): Output the low level on the SCLn pin.

3 (11): Place the SCLn pin in the high-impedance state.

Links

() ()